

- Khan, L.M., *see* Narahari, Y., *T-SEM Feb 97 185-188*
 Khargonekar, P.P., *see* Vincent, T.L., *T-SEM Feb 97 42-51*
 Khargonekar, P.P., *see* Hankinson, M., *T-SEM Feb 97 121-130*
 Kitajima, H., and Y. Shiramizu. Requirements for contamination control in the gigabit era; *T-SEM May 97 267-272*
 Knight, T.J., D.W. Greve, Xu Cheng, and B.H. Krogh. Real-time multivariable control of PECVD silicon nitride film properties; *T-SEM Feb 97 137-146*
 Komori, J., *see* Watanabe, H., *T-SEM May 97 228-232*
 Koyama, H., *see* Watanabe, H., *T-SEM May 97 228-232*
 Krishnan, S., and O. Laparra. Contamination issues in gas delivery for semiconductor processing; *T-SEM May 97 273-278*
 Krogh, B.H., *see* Knight, T.J., *T-SEM Feb 97 137-146*
 Kumar, M.V., W. Lukaszek, and J.D. Plummer. A test structure advisor and a coupled, library-based test structure layout and testing environment; *T-SEM Aug 97 370-383*

L

- Laparra, O., *see* Krishnan, S., *T-SEM May 97 273-278*
 Leachman, R.C. Closed-loop measurement of equipment efficiency and equipment capacity; *T-SEM Feb 97 84-97*
 Leang, S., and C.J. Spanos. A general equipment diagnostic system and its application on photolithographic sequences; *T-SEM Aug 97 329-343*
 Linholm, L.W., *see* Cresswell, M.W., *T-SEM May 97 250-255*
 Lory, E.R., *see* Rietman, E.A., *T-SEM Nov 97 469-481*
 Losleben, P., *see* Beck, T.J., *T-SEM Feb 97 112-120*
 Lu, G., G.W. Rubloff, and J. Durham. Contamination control for gas delivery from a liquid source in semiconductor manufacturing; *T-SEM Nov 97 425-432*
 Lu Guangquan, *see* Guangquan Lu, *T-SEM Aug 97 390-398*
 Lukaszek, W., *see* Kumar, M.V., *T-SEM Aug 97 370-383*

M

- Madanshetty, S.I. A novel method for sub-micron particle detection in clean liquids; *T-SEM Feb 97 11-16*
 Maly, W., *see* Nag, P.K., *T-SEM May 97 256-266*
 Maruyama, H., *see* Hirasawa, S., *T-SEM Nov 97 438-444*
 Ma Shawming, *see* Friedmann, J.B., *T-SEM Feb 97 154-166*
 Mau, R., *see* Friedmann, J.B., *T-SEM Feb 97 154-166*
 May, G.S., *see* Seung-Soo Han, *T-SEM May 97 279-287*
 May, G.S., *see* Nami, Z., *T-SEM May 97 288-294*
 May, G.S., *see* Nami, Z., *T-SEM May 97 295-306*
 May, G.S., *see* Gibson, D., *T-SEM Nov 97 445-458*
 McPherson, J.W., *see* Mogul, H.C., *T-SEM Nov 97 495-497*
 McVittie, J.P., *see* Friedmann, J.B., *T-SEM Feb 97 154-166*
 Misman, O., *see* Nami, Z., *T-SEM May 97 288-294*
 Miyamoto, J., *see* Himeno, T., *T-SEM May 97 196-200*
 Mocella, M.T., *see* Mohindra, V., *T-SEM Aug 97 399-411*
 Mogul, H.C., J.W. McPherson, and T.M. Parrill. Building-in reliability into VLSI junctions; *T-SEM Nov 97 495-497*
 Mohindra, V., Heeyeop Chae, H.H. Sawin, and M.T. Mocella. Abatement of perfluorocompounds (PFCs) in a microwave tubular reactor using O₂ as an additive gas; *T-SEM Aug 97 399-411*
 Mullenix, P., J. Zalnosi, and A.J. Kasten. Limited yield estimation for visual defect sources; *T-SEM Feb 97 17-23*

N

- Nag, P.K., W. Maly, and H.J. Jacobs. Simulation of yield/cost learning curves with Y4; *T-SEM May 97 256-266*
 Nair, V.N., *see* Friedman, D.J., *T-SEM Aug 97 344-359*
 Nami, Z., O. Misman, A. Erbil, and G.S. May. Semi-empirical neural network modeling of metal-organic chemical vapor deposition; *T-SEM May 97 288-294*
 Nami, Z., A. Erbil, and G.S. May. Reactor design considerations for MOCVD growth of thin films; *T-SEM May 97 295-306*
 Narahari, Y., and L.M. Khan. Modeling the effect of hot lots in semiconductor manufacturing systems; *T-SEM Feb 97 185-188*
 Nezu, H., *see* Saito, Y., *T-SEM Feb 97 131-136*
 Nezu, H., *see* Hirasawa, S., *T-SEM Nov 97 438-444*
 Nikoonahad, M., C. Wayman, and S.A. Biellak. Defect detection algorithm for wafer inspection based on laser scanning; *T-SEM Nov 97 459-468*
 Nouet, P., and A. Toulouse. Use of test structures for characterization and modeling of inter- and intra-layer capacitances in a CMOS process; *T-SEM May 97 233-241*
 Nulman, J., *see* Venkatesh, S., *T-SEM Nov 97 418-424*

O

- O'Hara, A., *see* Elliott, J.P., *T-SEM May 97 242-249*
 Ohashi, N., *see* Hirasawa, S., *T-SEM Nov 97 438-444*
 Owada, N., *see* Saito, Y., *T-SEM Feb 97 131-136*

P

- Parrill, T.M., *see* Mogul, H.C., *T-SEM Nov 97 495-497*
 Patel, N.S., *see* Baras, J.S., *T-SEM Feb 97 75-83*
 Pati, Y.C., A.A. Ghazanfarian, and R.F. Pease. Exploiting structure in fast aerial image computation for integrated circuit patterns; *T-SEM Feb 97 62-74*
 Paul, O., *see* Von Arx, M., *T-SEM May 97 201-208*
 Pease, R.F., *see* Pati, Y.C., *T-SEM Feb 97 62-74*
 Penzes, W.B., *see* Cresswell, M.W., *T-SEM May 97 250-255*
 Pergoot, A., *see* Bastos, J., *T-SEM May 97 209-218*
 Persiano, G.V., and S. Bellone. Test structure design for the evaluation of carrier-carrier scattering effect on hole and electron mobilities; *T-SEM May 97 219-227*
 Peters, B.A., and Taho Yang. Integrated facility layout and material handling system design in semiconductor fabrication facilities; *T-SEM Aug 97 360-369*
 Plummer, J.D., *see* Kumar, M.V., *T-SEM Aug 97 370-383*
 Poddar, R., *see* Gibson, D., *T-SEM Nov 97 445-458*

Q

- Qui, T., *see* Fan, Y.-H., *T-SEM Nov 97 433-437*

R

- Rietman, E.A., D.J. Friedman, and E.R. Lory. Pre-production results demonstrating multiple-system models for yield analysis; *T-SEM Nov 97 469-481*
 Rubloff, G.W., *see* Guangquan Lu, *T-SEM Aug 97 390-398*
 Rubloff, G.W., *see* Lu, G., *T-SEM Nov 97 425-432*

S

- Saeed, B.I., *see* Sattler, L., *T-SEM May 97 317-321*
 Saito, T., *see* Saito, Y., *T-SEM Feb 97 131-136*
 Saito, Y., S. Hirasawa, T. Saito, H. Nezu, H. Yamaguchi, and N. Owada. Molecular dynamics analysis of reflow process of sputtered aluminum films; *T-SEM Feb 97 131-136*
 Saito, Y., *see* Hirasawa, S., *T-SEM Nov 97 438-444*
 Sakui, K., *see* Himeno, T., *T-SEM May 97 196-200*
 Sansen, W.M., *see* Bastos, J., *T-SEM May 97 209-218*
 Saraswat, K.C., *see* Beck, T.J., *T-SEM Feb 97 112-120*
 Sattler, L., C.R. Glassey, and B.I. Saeed. Benchmarking semiconductor manufacturing performance using a pairwise-comparison method; *T-SEM May 97 317-321*
 Satya, A.V.S. Microelectronic test structures for rapid automated contactless inline defect inspection; *T-SEM Aug 97 384-389*
 Sawin, H.H., *see* Mohindra, V., *T-SEM Aug 97 399-411*
 Sekine, M., *see* Watanabe, H., *T-SEM May 97 228-232*
 Sengupta, C., J.R. Cavallaro, W.L. Wilson, Jr., and F.K. Tittel. Automated evaluation of critical features in VLSI layouts based on photolithographic simulations; *T-SEM Nov 97 482-494*
 Sethian, J.A., and D. Adalsteinsson. An overview of level set methods for etching, deposition, and lithography development; *T-SEM Feb 97 167-184*
 Seung-Soo Han, and G.S. May. Using neural network process models to perform PECVD silicon dioxide recipe synthesis via genetic algorithms; *T-SEM May 97 279-287*
 Shawming Ma, *see* Friedmann, J.B., *T-SEM Feb 97 154-166*
 Shiramizu, Y., *see* Kitajima, H., *T-SEM May 97 267-272*
 Shohet, J.L., *see* Friedmann, J.B., *T-SEM Feb 97 154-166*
 Spanos, C.J., and R.L. Chen. Using qualitative observations for process tuning and control [IC manufacture]; *T-SEM May 97 307-316*
 Spanos, C.J., *see* Leang, S., *T-SEM Aug 97 329-343*
 Stevenson, J.T.M., *see* Elliott, J.P., *T-SEM May 97 242-249*
 Steyaert, M.S.J., *see* Bastos, J., *T-SEM May 97 209-218*
 Stine, B.E., D.S. Boning, and J.E. Chung. Analysis and decomposition of spatial variation in integrated circuit processes and devices; *T-SEM Feb 97 24-41*

T

- Taho Yang, *see* Peters, B.A., *T-SEM Aug 97* 360-369
 Terry, F.L., Jr., *see* Vincent, T.L., *T-SEM Feb 97* 42-51
 Tittel, F.K., *see* Sengupta, C., *T-SEM Nov 97* 482-494
 Toulouse, A., *see* Nouet, P., *T-SEM May 97* 233-241

V

- Venkatesh, S., R. Davenport, P. Foxhoven, and J. Nulman. A steady-state throughput analysis of cluster tools: Dual-blade versus single-blade robots; *T-SEM Nov 97* 418-424
 Vincent, T., *see* Hankinson, M., *T-SEM Feb 97* 121-130
 Vincent, T.L., P.P. Khargonekar, and F.L. Terry, Jr. An Extended Kalman filtering-based method of processing reflectometry data for fast in-situ etch rate measurements; *T-SEM Feb 97* 42-51
 Von Arx, M., O. Paul, and H. Baltes. Test structures to measure the Seebeck coefficient of CMOS IC polysilicon; *T-SEM May 97* 201-208

W

- Walton, A.J., *see* Jeppson, K.O., *T-SEM May 97* 194-195
 Walton, A.J., *see* Elliott, J.P., *T-SEM May 97* 242-249
 Watanabe, H., J. Komori, K. Higashitani, M. Sekine, and H. Koyama. A wafer level monitoring method for plasma-charging damage using antenna PMOSFET test structure; *T-SEM May 97* 228-232
 Wayman, C., *see* Nikoonahad, M., *T-SEM Nov 97* 459-468
 White, D.A., D. Boning, S.W. Butler, and G.G. Barna. Spatial characterization of wafer state using principal component analysis of optical emission spectra in plasma etch; *T-SEM Feb 97* 52-61
 Wilson, W.L., Jr., *see* Sengupta, C., *T-SEM Nov 97* 482-494
 Wood, S.C. Cost and cycle time performance of fabs based on integrated single-wafer processing; *T-SEM Feb 97* 98-111

X

- Xu Cheng, *see* Knight, T.J., *T-SEM Feb 97* 137-146

Y

- Yaegashi, T., *see* Himeno, T., *T-SEM May 97* 196-200
 Yamaguchi, H., *see* Saito, Y., *T-SEM Feb 97* 131-136
 Yang Taho, *see* Peters, B.A., *T-SEM Aug 97* 360-369

Z

- Zalnoski, J., *see* Mullenix, P., *T-SEM Feb 97* 17-23

SUBJECT INDEX

A

- Acoustic applications**
 submicron particle detect. in clean liqs., acoustic method. *Madanshetty, S.I., T-SEM Feb 97* 11-16
Acoustic fields
 submicron particle detect. in clean liqs., acoustic method. *Madanshetty, S.I., T-SEM Feb 97* 11-16
Acoustic scattering
 submicron particle detect. in clean liqs., acoustic method. *Madanshetty, S.I., T-SEM Feb 97* 11-16
Adaptive control
 semicond. IC mfg., qualitat. obs. for proc. tuning/control. *Spanos, C.J., +, T-SEM May 97* 307-316
Algorithms; cf. Genetic algorithms
Aluminum conductors
 Al, sputtered films, reflow proc., mol. dyn. anal. *Saito, Y., +, T-SEM Feb 97* 131-136
Approximation methods
 high-priority jobs in semicond. mfg. lines, modeling. *Narahari, Y., +, T-SEM Feb 97* 185-188
 plasma etching, OES diagnostics, principal component anal. *White, D.A., +, T-SEM Feb 97* 52-61

Approximation methods; cf. Least squares methods

Assembly; cf. Microassembly

Automatic optical inspection

defect detect. algm. for wafer inspection based on laser scanning. *Nikoonahad, M., +, T-SEM Nov 97* 459-468

Automatic testing

BiCMOS test struct. advisor and coupled, library-based layout and testing environ. *Kumar, M.V., +, T-SEM Aug 97* 370-383

rapid automated contactless inline defect inspection, microelectronic test struct. *Satya, A.V.S., T-SEM Aug 97* 384-389

Awards

1996 IEEE Transactions on Semiconductor Manufacturing Best Paper Award. *Cheek, G., T-SEM Aug 97* 327-328

B

Backpropagation

TiO₂ thin film, MOCVD, semi-empirical neural network model. *Nami, Z., +, T-SEM May 97* 288-294

BiCMOS integrated circuits

test struct. advisor and coupled, library-based layout and testing environ. *Kumar, M.V., +, T-SEM Aug 97* 370-383

Bonding; cf. Integrated circuit bonding

Bubbles

submicron particle detect. in clean liqs., acoustic method. *Madanshetty, S.I., T-SEM Feb 97* 11-16

Business planning; cf. Manufacturing planning

C

Calibration

hybrid opt.-elec. overlay test struct. for calib. appl. *Cresswell, M.W., +, T-SEM May 97* 250-255

Capacitance measurement

CMOS proc., inter- and intra-layer capacitance, test struct. *Nouet, P., +, T-SEM May 97* 233-241

planarization meas. in ICs, elec. test struct. *Elliott, J.P., +, T-SEM May 97* 242-249

Capacitors; cf. MOS capacitors

Carbon compounds; cf. Organic compounds

Charge carrier lifetime

PMOSFET, antenna test struct., plasma-charging damage. *Watanabe, H., +, T-SEM May 97* 228-232

Charge carrier mobility

test struct. for carrier-carrier scatt. effect eval. *Persiano, G.V., +, T-SEM May 97* 219-227

Charge carrier processes; cf. Charge carrier lifetime; Hot carriers; Surface charging

Chemical analysis

VLSI fab., perfluorocompound abatement in microwave tubular reactor. *Mohindra, V., +, T-SEM Aug 97* 399-411

Chemical analysis; cf. Spectrochemical analysis

Circuit modeling; cf. Integrated circuit modeling

Circuit reliability; cf. Integrated circuit reliability

Circuits; cf. CMOS integrated circuits; Equivalent circuits; Integrated circuit...

Circuit testing; cf. Integrated circuit testing

CMOS integrated circuits

die attachment, MOS transistor matching. *Bastos, J., +, T-SEM May 97* 209-218

inter- and intra-layer capacitance, test struct. *Nouet, P., +, T-SEM May 97* 233-241

pre-prod. results demonstrating multiple-syst. models for yield anal. *Rietman, E.A., +, T-SEM Nov 97* 469-481

Seebeck coeff. of CMOS IC polysilicon, test structs. for meas. *Von Arx, M., +, T-SEM May 97* 201-208

CMOS integrated circuits; cf. BiCMOS integrated circuits

CMOS memory integrated circuits

submicron CMOS flash EPROMs, TiN/Ti layer form. *Farahani, M.M., +, T-SEM Feb 97* 147-153

Coatings; cf. Epitaxial layers

Complementary circuits; cf. CMOS integrated circuits

Computer applications; cf. Neural network applications

Computer integrated manufacturing

semicond. fab., integrated facility layout, material handling syst. design. *Peters, B.A., +, T-SEM Aug 97* 360-369

Conducting films

Al, sputtered films, reflow proc., mol. dyn. anal. *Saito, Y., +, T-SEM Feb 97* 131-136

Conductors; cf. Aluminum conductors

Contact resistance

TiN/Ti layer form. in fab. of submicron CMOS flash EPROMs. *Farahani, M.M.*, +, *T-SEM Feb 97* 147-153

Control systems; cf. Adaptive control

CVD

contamination control for gas delivery from liquid source in semicond. mfg. *Lu, G.*, +, *T-SEM Nov 97* 425-432

polysilicon RTCVD proc. optim., environ.-conscious mfg. *Guangquan Lu*, +, *T-SEM Aug 97* 390-398

semicond. proc., robust run by run control. *Baras, J.S.*, +, *T-SEM Feb 97* 75-83

TiO₂ thin film, MOCVD, semi-empirical neural network model. *Nami, Z.*, +, *T-SEM May 97* 288-294

CVD; cf. Plasma CVD

D

Data acquisition

mfg. equipt. efficiency and capacity, closed-loop meas. *Leachman, R.C.*, *T-SEM Feb 97* 84-97

Data handling; cf. Measurement system data handling

Diagnostic expert systems

semicond. equipt. diagnostic syst. and appl. on photolithographic seqs. *Leang, S.*, +, *T-SEM Aug 97* 329-343

Dielectric breakdown

thin-oxide damage from wafer charging, ECR plasma proc. *Friedmann, J.B.*, +, *T-SEM Feb 97* 154-166

Dielectric films

planarization meas. in ICs, elec. test struct. *Elliott, J.P.*, +, *T-SEM May 97* 242-249

SiN_x film, PECVD, real-time multivariable control. *Knight, T.J.*, +, *T-SEM Feb 97* 137-146

SiO₂, PECVD, neural network proc. model, genetic algms. *Seung-Soo Han*, +, *T-SEM May 97* 279-287

TiO₂ thin films, MOCVD growth reactor design. *Nami, Z.*, +, *T-SEM May 97* 295-306

Diffusion processes

TiN/Ti layer form. in fab. of submicron CMOS flash EPROMs. *Farahani, M.M.*, +, *T-SEM Feb 97* 147-153

Discrete event simulation

IC mfg., yield/cost learning curves, Y4 simul. *Nag, P.K.*, +, *T-SEM May 97* 256-266

Discrete Fourier transforms

IC procs. and devices, spatial var. *Stine, B.E.*, +, *T-SEM Feb 97* 24-41

DRAM chips

gigabit DRAM yield, contamination control. *Kitajima, H.*, +, *T-SEM May 97* 267-272

E

Electric breakdown; cf. Dielectric breakdown; Semiconductor device breakdown

Electric variables; cf. Voltage

Electric variables measurement

CMOS IC polysilicon, test structs. for Seebeck coeff. meas. *Von Arx, M.*, +, *T-SEM May 97* 201-208

hole and electron mobilities, test struct. for carrier-carrier scatt. effect eval. *Persiano, G.V.*, +, *T-SEM May 97* 219-227

hybrid opt.-elec. overlay test struct. for calib. appl. *Cresswell, M.W.*, +, *T-SEM May 97* 250-255

Electric variables measurement; cf. Capacitance measurement

Electronics industry

semicond. indust., mfg. improvement team programs. *Bailey, D.E.*, *T-SEM Feb 97* 1-10

Electron microscopy

rapid automated contactless inline defect inspection, microelectronic test struct. *Satya, A.V.S.*, *T-SEM Aug 97* 384-389

Electrostatic processes; cf. Surface charging

Environmental factors

polysilicon RTCVD proc. optim., environ.-conscious mfg. *Guangquan Lu*, +, *T-SEM Aug 97* 390-398

VLSI fab., perfluorocompound abatement in microwave tubular reactor. *Mohindra, V.*, +, *T-SEM Aug 97* 399-411

Epitaxial growth

TiO₂ thin films, MOCVD growth reactor design. *Nami, Z.*, +, *T-SEM May 97* 295-306

Epitaxial layers

TiO₂ thin films, MOCVD growth reactor design. *Nami, Z.*, +, *T-SEM May 97* 295-306

EPROM

flash memory test struct., anom. cell, address detect. *Himeno, T.*, +, *T-SEM May 97* 196-200

submicron CMOS flash EPROMs, TiN/Ti layer form. *Farahani, M.M.*, +, *T-SEM Feb 97* 147-153

Equivalent circuits

thin-oxide damage from wafer charging, ECR plasma proc. *Friedmann, J.B.*, +, *T-SEM Feb 97* 154-166

Estimation; cf. Least squares methods; Nonlinear estimation; Parameter estimation; Recursive estimation; Yield estimation

Etching

contamination control for gas delivery from liquid source in semicond. mfg. *Lu, G.*, +, *T-SEM Nov 97* 425-432

level set methods for etching, deposition, and litho. develop. *Sethian, J.A.*, +, *T-SEM Feb 97* 167-184

reflectometry DP, Extended Kalman Filtering. *Vincent, T.L.*, +, *T-SEM Feb 97* 42-51

Etching; cf. Sputter etching

Expert systems; cf. Diagnostic expert systems

F

Fabrication; cf. Integrated circuit fabrication; Semiconductor device fabrication

Failure analysis

TiN/Ti layer form. in fab. of submicron CMOS flash EPROMs. *Farahani, M.M.*, +, *T-SEM Feb 97* 147-153

Fault diagnosis

BiCMOS test struct. advisor and coupled, library-based layout and testing environ. *Kumar, M.V.*, +, *T-SEM Aug 97* 370-383

semicond. equipt. diagnostic syst. and appl. on photolithographic seqs. *Leang, S.*, +, *T-SEM Aug 97* 329-343

Feedforward neural networks; cf. Multilayer perceptrons

FETs; cf. MOSFETs

Films; cf. Conducting films; Dielectric films; Epitaxial layers; Semiconductor films

Filtering; cf. Kalman filtering

Finite element methods

CMOS IC polysilicon, test structs. for Seebeck coeff. meas. *Von Arx, M.*, +, *T-SEM May 97* 201-208

Flexible manufacturing systems

steady-state throughput anal. of cluster tool, dual-blade vs. single-blade robots. *Venkatesh, S.*, +, *T-SEM Nov 97* 418-424

Fluid flow

TiO₂ thin films, MOCVD growth reactor design. *Nami, Z.*, +, *T-SEM May 97* 295-306

Fluids; cf. Bubbles; Liquids

Fourier transforms; cf. Discrete Fourier transforms

Functions; cf. Spline functions

Furnaces

anal. of thermal stresses and control schemes for fast temp. ramps of batch furnaces. *Fan, Y.-H.*, +, *T-SEM Nov 97* 433-437

G

Gaussian processes

defect detect. algm. for wafer inspection based on laser scanning. *Nikoona-had, M.*, +, *T-SEM Nov 97* 459-468

Genetic algorithms

SiO₂, PECVD, neural network proc. model, genetic algms. *Seung-Soo Han*, +, *T-SEM May 97* 279-287

Gradient methods; cf. Backpropagation

H

Hot carriers

PMOSFET, antenna test struct., plasma-charging damage. *Watanabe, H.*, +, *T-SEM May 97* 228-232

I

Identification; cf. Parameter estimation

Image processing

fast aerial image computation for IC patterns. *Pati, Y.C.*, +, *T-SEM Feb 97* 62-74

Impurities

submicron particle detect. in clean liqs., acoustic method. *Madanshetty, S.L.*, *T-SEM Feb 97* 11-16

Industrial control; cf. Process control

Industries; cf. Electronics industry

Inspection

rapid automated contactless inline defect inspection, microelectronic test struct. *Satya, A.V.S., T-SEM Aug 97 384-389*

semicond. visual defect sources, limited yield estim. *Mullenix, P., +, T-SEM Feb 97 17-23*

Inspection; cf. Automatic optical inspection

Integrated circuit bonding

CMOS technol., die attachment, MOS transistor matching. *Bastos, J., +, T-SEM May 97 209-218*

Integrated circuit design; cf. Integrated circuit layout

Integrated circuit economics

IC mfg., yield/cost learning curves, Y4 simul. *Nag, P.K., +, T-SEM May 97 256-266*

wafer fabs, integrated single-wafer proc., cost and cycle time. *Wood, S.C., T-SEM Feb 97 98-111*

Integrated circuit fabrication

submicron CMOS flash EPROMs, TiN/Ti layer form. *Farahani, M.M., +, T-SEM Feb 97 147-153*

Integrated circuit fabrication; cf. Integrated circuit bonding; Integrated circuit metallization

Integrated circuit interconnections

anal. of drying shrinkage and flow due to surface tension of spin-coated films on topographic substrs. *Hirasawa, S., +, T-SEM Nov 97 438-444*
planarization meas. in ICs, elec. test struct. *Elliott, J.P., +, T-SEM May 97 242-249*

submicron CMOS flash EPROMs, TiN/Ti layer form. *Farahani, M.M., +, T-SEM Feb 97 147-153*

Integrated circuit layout

automated eval. of crit. features in VLSI layouts based on photolithographic simul. *Sengupta, C., +, T-SEM Nov 97 482-494*

Integrated circuit manufacture

anal. of drying shrinkage and flow due to surface tension of spin-coated films on topographic substrs. *Hirasawa, S., +, T-SEM Nov 97 438-444*

anal. of thermal stresses and control schemes for fast temp. ramps of batch furnaces. *Fan, Y.-H., +, T-SEM Nov 97 433-437*

benchmarking semicond. mfg. perform., pairwise-comparison. *Sattler, L., +, T-SEM May 97 317-321*

contamination control for gas delivery from liquid source in semicond. mfg. *Lu, G., +, T-SEM Nov 97 425-432*

equipt. efficiency and capacity, closed-loop meas. *Leachman, R.C., T-SEM Feb 97 84-97*

fast aerial image computation for IC patterns. *Pati, Y.C., +, T-SEM Feb 97 62-74*

high-priority jobs in semicond. mfg. lines, modeling. *Narahari, Y., +, T-SEM Feb 97 185-188*

hybrid opt.-elec. overlay test struct. for calib. appl. *Cresswell, M.W., +, T-SEM May 97 250-255*

improvement team programs in semicond. indust. *Bailey, D.E., T-SEM Feb 97 1-10*

polysilicon RTCVD proc. optim., environ.-conscious mfg. *Guangquan Lu, +, T-SEM Aug 97 390-398*

proc. tuning and control, qualitat. obs. *Spanos, C.J., +, T-SEM May 97 307-316*

semicond. equipt. diagnostic syst. and appl. on photolithographic seqs. *Leang, S., +, T-SEM Aug 97 329-343*

semicond. fab., integrated facility layout, material handling syst. design. *Peters, B.A., +, T-SEM Aug 97 360-369*

submicron particle detect. in clean liqs., acoustic method. *Madanshetty, S.I., T-SEM Feb 97 11-16*

TiO₂ thin films, MOCVD growth reactor design. *Nami, Z., +, T-SEM May 97 295-306*

VLSI fab., perfluorocompound abatement in microwave tubular reactor. *Mohindra, V., +, T-SEM Aug 97 399-411*

wafer fabs, integrated single-wafer proc., cost and cycle time. *Wood, S.C., T-SEM Feb 97 98-111*

Integrated circuit measurements

hybrid opt.-elec. overlay test struct. for calib. appl. *Cresswell, M.W., +, T-SEM May 97 250-255*

planarization meas. in ICs, elec. test struct. *Elliott, J.P., +, T-SEM May 97 242-249*

Seebeck coeff. of CMOS IC polysilicon, test structs. for meas. *Von Arx, M., +, T-SEM May 97 201-208*

Integrated circuit metallization

planarization meas. in ICs, elec. test struct. *Elliott, J.P., +, T-SEM May 97 242-249*

TiN/Ti layer form. in fab. of submicron CMOS flash EPROMs. *Farahani, M.M., +, T-SEM Feb 97 147-153*

Integrated circuit modeling

CMOS proc., inter- and intra-layer capacitance, test struct. *Nouet, P., +, T-SEM May 97 233-241*

Integrated circuit reliability

building-in reliab. into VLSI jns. *Mogul, H.C., +, T-SEM Nov 97 495-497*

flash memory test struct., anom. cell, address detect. *Himeno, T., +, T-SEM May 97 196-200*

submicron CMOS flash EPROMs, TiN/Ti layer form. *Farahani, M.M., +, T-SEM Feb 97 147-153*

Integrated circuits; cf. Large-scale integration; Semiconductor memories

Integrated circuit testing

BiCMOS test struct. advisor and coupled, library-based layout and testing; environ. *Kumar, M.V., +, T-SEM Aug 97 370-383*

CMOS IC polysilicon, test structs. for Seebeck coeff. meas. *Von Arx, M., +, T-SEM May 97 201-208*

CMOS proc., inter- and intra-layer capacitance, test struct. *Nouet, P., +, T-SEM May 97 233-241*

defect clustering in IC fab., model-free estim. *Friedman, D.J., +, T-SEM Aug 97 344-359*

ICMTS'96, selected papers (special section). *T-SEM May 97 194-255*

ICMTS'96, selected papers, special section intro. *Jeppson, K.O., +, T-SEM May 97 194-195*

planarization meas. in ICs, elec. test struct. *Elliott, J.P., +, T-SEM May 97 242-249*

rapid automated contactless inline defect inspection, microelectronic test struct. *Satya, A.V.S., T-SEM Aug 97 384-389*

Integrated circuit thermal factors

polysilicon RTCVD proc. optim., environ.-conscious mfg. *Guangquan Lu, +, T-SEM Aug 97 390-398*

Seebeck coeff. of CMOS IC polysilicon, test structs. for meas. *Von Arx, M., +, T-SEM May 97 201-208*

Interconnections; cf. Integrated circuit interconnections

Interface phenomena; cf. Semiconductor junctions

Interpolation; cf. Spline functions

K

Kalman filtering

etch rate, reflectometry DP, Extended Kalman Filtering. *Vincent, T.L., +, T-SEM Feb 97 42-51*

L

Large-scale integration

anal. of drying shrinkage and flow due to surface tension of spin-coated films on topographic substrs. *Hirasawa, S., +, T-SEM Nov 97 438-444*

Large-scale integration; cf. Ultra-large-scale integration; Very-large-scale integration

Laser applications

defect detect. algm. for wafer inspection based on laser scanning. *Nikoona-had, M., +, T-SEM Nov 97 459-468*

Layout; cf. Integrated circuit layout

Learning systems; cf. Backpropagation

Least mean square methods; cf. Backpropagation

Least squares methods

plasma etching, OES diagnostics, principal component anal. *White, D.A., +, T-SEM Feb 97 52-61*

Liquids

submicron particle detect. in clean liqs., acoustic method. *Madanshetty, S.I., T-SEM Feb 97 11-16*

Lithography

level set methods for etching, deposition, and litho. develop. *Sethian, J.A., +, T-SEM Feb 97 167-184*

Lithography; cf. Photolithography

M

Machining; cf. Micromachining

Management; cf. Production management

Manufacturing; cf. Integrated circuit manufacture; Semiconductor device manufacture

Manufacturing automation; cf. Computer integrated manufacturing; Flexible manufacturing systems

Manufacturing automation software

high-priority jobs in semicond. mfg. lines, modeling. *Narahari, Y., +, T-SEM Feb 97 185-188*

Manufacturing planning

equipt. efficiency and capacity, closed-loop meas. *Leachman, R.C., T-SEM Feb 97 84-97*

Manufacturing scheduling

high-priority jobs in semicond. mfg. lines, modeling. *Narahari, Y., +, T-SEM Feb 97 185-188*

- steady-state throughput anal. of cluster tool, dual-blade vs. single-blade robots. *Venkatesh, S.*, +, *T-SEM Nov 97 418-424*
- Manufacturing testing**
defect clustering in IC fab., model-free estim. *Friedman, D.J.*, +, *T-SEM Aug 97 344-359*
rapid automated contactless inline defect inspection, microelectronic test struct. *Satya, A.V.S.*, *T-SEM Aug 97 384-389*
VLSI fab., perfluorocompound abatement in microwave tubular reactor. *Mohindra, V.*, +, *T-SEM Aug 97 399-411*
- Masks**
fast aerial image computation for IC patterns. *Pati, Y.C.*, +, *T-SEM Feb 97 62-74*
- Mass spectroscopy**
SiN_x film, PECVD, real-time multivariable control. *Knight, T.J.*, +, *T-SEM Feb 97 137-146*
VLSI fab., perfluorocompound abatement in microwave tubular reactor. *Mohindra, V.*, +, *T-SEM Aug 97 399-411*
- Materials handling**
semicond. fab., integrated facility layout, material handling syst. design. *Peters, B.A.*, +, *T-SEM Aug 97 360-369*
- Materials processing; cf.** Etching; Plasma materials-processing applications
- Mathematics; cf.** Numerical analysis
- Measurement; cf.** Electric variables measurement; Integrated circuit measurements; Mechanical variables measurement; Plasma measurements; Reflectometry; Semiconductor materials measurements; Thermal variables measurement
- Measurement system data handling**
etch rate, reflectometry DP, Extended Kalman Filtering. *Vincent, T.L.*, +, *T-SEM Feb 97 42-51*
- Mechanical factors**
anal. of drying shrinkage and flow due to surface tension of spin-coated films on topographic substrs. *Hirasawa, S.*, +, *T-SEM Nov 97 438-444*
- Mechanical factors; cf.** Stress
- Mechanical variables measurement**
hybrid opt.-elec. overlay test struct. for calib. appl. *Cresswell, M.W.*, +, *T-SEM May 97 250-255*
- Memories; cf.** Semiconductor memories
- Memory testing**
flash memory test struct., anom. cell, address detect. *Himeno, T.*, +, *T-SEM May 97 196-200*
- Metallization**
Al, sputtered films, reflow proc., mol. dyn. anal. *Saito, Y.*, +, *T-SEM Feb 97 131-136*
- Metallization; cf.** Integrated circuit metallization
- Microassembly**
CMOS technol., die attachment, MOS transistor matching. *Bastos, J.*, +, *T-SEM May 97 209-218*
- Microelectromechanical devices; cf.** Microsensors
- Microelectronics Test Structures, 1995 International Conference on**
selected papers (special section). *T-SEM May 97 194-255*
- Micromachining**
CMOS IC polysilicon, test structs. for Seebeck coeff. meas. *Von Arx, M.*, +, *T-SEM May 97 201-208*
- Microscopy; cf.** Electron microscopy
- Microsensors**
CMOS IC polysilicon, test structs. for Seebeck coeff. meas. *Von Arx, M.*, +, *T-SEM May 97 201-208*
- MIS capacitors; cf.** MOS capacitors
- MISFETs; cf.** MOSFETs
- Modeling**
high-priority jobs in semicond. mfg. lines, modeling. *Narahari, Y.*, +, *T-SEM Feb 97 185-188*
- Modeling; cf.** Semiconductor device modeling; Semiconductor process modeling
- Monitoring; cf.** Process monitoring
- Monte Carlo methods**
statistically based parametric yield prediction for ICs. *Gibson, D.*, +, *T-SEM Nov 97 445-458*
- MOS capacitors**
thin-oxide damage from wafer charging, ECR plasma proc. *Friedmann, J.B.*, +, *T-SEM Feb 97 154-166*
- MOSFETs**
PMOSFET, antenna test struct., plasma-charging damage. *Watanabe, H.*, +, *T-SEM May 97 228-232*
- MOS integrated circuits; cf.** CMOS integrated circuits
- MOS memory integrated circuits; cf.** CMOS memory integrated circuits
- Multilayer perceptrons**
plasma etching, OES diagnostics, principal component anal. *White, D.A.*, +, *T-SEM Feb 97 52-61*
- Multivariable systems**
SiN_x film, PECVD, real-time multivariable control. *Knight, T.J.*, +, *T-SEM Feb 97 137-146*

N

Neural network applications

- plasma etching, OES diagnostics, principal component anal. *White, D.A.*, +, *T-SEM Feb 97 52-61*
pre-prod. results demonstrating multiple-syst. models for yield anal. *Rietman, E.A.*, +, *T-SEM Nov 97 469-481*
SiO₂, PECVD, neural network proc. model, genetic algms. *Seung-Soo Han, +*, *T-SEM May 97 279-287*
TiO₂ thin film, MOCVD, semi-empirical neural network model. *Nami, Z.*, +, *T-SEM May 97 288-294*

Nonlinear estimation

- etch rate, reflectometry DP, Extended Kalman Filtering. *Vincent, T.L.*, +, *T-SEM Feb 97 42-51*

Numerical analysis

- level set methods for etching, deposition, and litho. develop. *Sethian, J.A.*, +, *T-SEM Feb 97 167-184*

- Numerical analysis; cf.** Approximation methods; Finite element methods; Monte Carlo methods

O

Optical spectroscopy

- plasma etching, OES diagnostics, principal component anal. *White, D.A.*, +, *T-SEM Feb 97 52-61*

Optimization methods; cf. Genetic algorithms; Least squares methods**Organic compounds**

- VLSI fab., perfluorocompound abatement in microwave tubular reactor. *Mohindra, V.*, +, *T-SEM Aug 97 399-411*

P

Parameter estimation

- semicond. visual defect sources, limited yield estim. *Mullenix, P.*, +, *T-SEM Feb 97 17-23*

Perceptrons; cf. Multilayer perceptrons**Photolithography**

- automated eval. of crit. features in VLSI layouts based on photolithographic simul. *Sengupta, C.*, +, *T-SEM Nov 97 482-494*
fast aerial image computation for IC patterns. *Pati, Y.C.*, +, *T-SEM Feb 97 62-74*
semicond. equipt. diagnostic syst. and appl. on photolithographic seqs. *Leang, S.*, +, *T-SEM Aug 97 329-343*

Planning; cf. Manufacturing planning**Plasma CVD**

- SiN_x film, PECVD, real-time multivariable control. *Knight, T.J.*, +, *T-SEM Feb 97 137-146*
SiO₂, PECVD, neural network proc. model, genetic algms. *Seung-Soo Han, +*, *T-SEM May 97 279-287*

Plasma materials-processing applications

- pre-prod. results demonstrating multiple-syst. models for yield anal. *Rietman, E.A.*, +, *T-SEM Nov 97 469-481*
thin-oxide damage from wafer charging, ECR plasma proc. *Friedmann, J.B.*, +, *T-SEM Feb 97 154-166*
VLSI fab., perfluorocompound abatement in microwave tubular reactor. *Mohindra, V.*, +, *T-SEM Aug 97 399-411*

Plasma measurements

- plasma etching, OES diagnostics, principal component anal. *White, D.A.*, +, *T-SEM Feb 97 52-61*

Probability

- semicond. equipt. diagnostic syst. and appl. on photolithographic seqs. *Leang, S.*, +, *T-SEM Aug 97 329-343*
semicond. visual defect sources, limited yield estim. *Mullenix, P.*, +, *T-SEM Feb 97 17-23*

Process control

- RIE, integrated real-time and run-to-run control. *Hankinson, M.*, +, *T-SEM Feb 97 121-130*
semicond. IC mfg., qualit. obs. for proc. tuning/control. *Spanos, C.J.*, +, *T-SEM May 97 307-316*
semicond. proc., robust run by run control. *Baras, J.S.*, +, *T-SEM Feb 97 75-83*
SiN_x film, PECVD, real-time multivariable control. *Knight, T.J.*, +, *T-SEM Feb 97 137-146*

Process monitoring

- defect clustering in IC fab., model-free estim. *Friedman, D.J.*, +, *T-SEM Aug 97 344-359*
hybrid opt.-elec. overlay test struct. for calib. appl. *Cresswell, M.W.*, +, *T-SEM May 97 250-255*
submicron particle detect. in clean liqs., acoustic method. *Madanshetty, S.I.*, *T-SEM Feb 97 11-16*

Production management

- equipt. efficiency and capacity, closed-loop meas. *Leachman, R.C.*, *T-SEM Feb 97 84-97*
 semicond. indust., mfg. improvement team programs. *Bailey, D.E.*, *T-SEM Feb 97 1-10*

Production systems

- high-priority jobs in semicond. mfg. lines, modeling. *Narahari, Y.*, +, *T-SEM Feb 97 185-188*

Productivity

- BiCMOS test struct. advisor and coupled, library-based layout and testing environ. *Kumar, M.V.*, +, *T-SEM Aug 97 370-383*
 polysilicon RTCVD proc. optim., environ.-conscious mfg. *Guangquan Lu*, +, *T-SEM Aug 97 390-398*

PROM; cf. EPROM**Q****Quality control**

- semicond. IC mfg., qualitat. obs. for proc. tuning/control. *Spanos, C.J.*, +, *T-SEM May 97 307-316*

R**Random access memories; cf. DRAM chips****Rapid thermal processing**

- polysilicon RTCVD proc. optim., environ.-conscious mfg. *Guangquan Lu*, +, *T-SEM Aug 97 390-398*
 TiN/Ti layer form. in fab. of submicron CMOS flash EPROMs. *Farahani, M.M.*, +, *T-SEM Feb 97 147-153*

Real time systems

- RIE, integrated real-time and run-to-run control. *Hankinson, M.*, +, *T-SEM Feb 97 121-130*
 SiN_x film, PECVD, real-time multivariable control. *Knight, T.J.*, +, *T-SEM Feb 97 137-146*

Recursive estimation

- etch rate, reflectometry DP, Extended Kalman Filtering. *Vincent, T.L.*, +, *T-SEM Feb 97 42-51*

Recursive estimation; cf. Kalman filtering**Reflectometry**

- etch rate, reflectometry DP, Extended Kalman Filtering. *Vincent, T.L.*, +, *T-SEM Feb 97 42-51*

Reliability testing

- building-in reliab. into VLSI jns. *Mogul, H.C.*, +, *T-SEM Nov 97 495-497*
 flash memory test struct., anom. cell, address detect. *Himeno, T.*, +, *T-SEM May 97 196-200*

Resistance; cf. Contact resistance**Robots**

- steady-state throughput anal. of cluster tool, dual-blade vs. single-blade robots. *Venkatesh, S.*, +, *T-SEM Nov 97 418-424*

Robustness

- semicond. proc., robust run by run control. *Baras, J.S.*, +, *T-SEM Feb 97 75-83*

S**Scattering; cf. Acoustic scattering****Scheduling; cf. Manufacturing scheduling****Semiconductor defects**

- defect clustering in IC fab., model-free estim. *Friedman, D.J.*, +, *T-SEM Aug 97 344-359*

Semiconductor device breakdown

- thin-oxide damage from wafer charging, ECR plasma proc. *Friedmann, J.B.*, +, *T-SEM Feb 97 154-166*

Semiconductor device fabrication

- gas delivery syst., contamination. *Krishnan, S.*, +, *T-SEM May 97 273-278*
 thin-oxide damage from wafer charging, ECR plasma proc. *Friedmann, J.B.*, +, *T-SEM Feb 97 154-166*

Semiconductor device manufacture

- benchmarking semicond. mfg. perform., pairwise-comparison. *Sattler, L.*, +, *T-SEM May 97 317-321*
 equipt. efficiency and capacity, closed-loop meas. *Leachman, R.C.*, *T-SEM Feb 97 84-97*
 high-priority jobs in semicond. mfg. lines, modeling. *Narahari, Y.*, +, *T-SEM Feb 97 185-188*
 improvement team programs in semicond. indust. *Bailey, D.E.*, *T-SEM Feb 97 1-10*
 robust run by run control. *Baras, J.S.*, +, *T-SEM Feb 97 75-83*

Semiconductor device modeling

- thin-oxide damage from wafer charging, ECR plasma proc. *Friedmann, J.B.*, +, *T-SEM Feb 97 154-166*

Semiconductor device testing

- hole and electron mobilities, test struct. for carrier-carrier scatt. effect eval. *Persiano, G.V.*, +, *T-SEM May 97 219-227*
 ICMTS'96, selected papers (special section). *T-SEM May 97 194-255*
 ICMTS'96, selected papers, special section intro. *Jeppson, K.O.*, +, *T-SEM May 97 194-195*
 PMOSFET, antenna test struct., plasma-charging damage. *Watanabe, H.*, +, *T-SEM May 97 228-232*

Semiconductor films

- CMOS IC polysilicon, test structs. for Seebeck coeff. meas. *Von Arx, M.*, +, *T-SEM May 97 201-208*

Semiconductor junctions

- building-in reliab. into VLSI jns. *Mogul, H.C.*, +, *T-SEM Nov 97 495-497*

Semiconductor materials; cf. Semiconductor films**Semiconductor materials measurements**

- hole and electron mobilities, test struct. for carrier-carrier scatt. effect eval. *Persiano, G.V.*, +, *T-SEM May 97 219-227*

Semiconductor memories

- flash memory test struct., anom. cell, address detect. *Himeno, T.*, +, *T-SEM May 97 196-200*
 submicron CMOS flash EPROMs, TiN/Ti layer form. *Farahani, M.M.*, +, *T-SEM Feb 97 147-153*

Semiconductor process modeling

- contamination control for gas delivery from liquid source in semicond. mfg. *Lu, G.*, +, *T-SEM Nov 97 425-432*
 etch rate, reflectometry DP, Extended Kalman Filtering. *Vincent, T.L.*, +, *T-SEM Feb 97 42-51*
 IC mfg., yield/cost learning curves, Y4 simul. *Nag, P.K.*, +, *T-SEM May 97 256-266*
 IC procs. and devices, spatial var. *Stine, B.E.*, +, *T-SEM Feb 97 24-41*
 level set methods for etching, deposition, and litho. develop. *Sethian, J.A.*, +, *T-SEM Feb 97 167-184*
 pre-prod. results demonstrating multiple-syst. models for yield anal. *Rietman, E.A.*, +, *T-SEM Nov 97 469-481*
 proc. integrat., PIER, inter-proc. interacts. *Beck, T.J.*, +, *T-SEM Feb 97 112-120*
 semicond. IC mfg., qualitat. obs. for proc. tuning/control. *Spanos, C.J.*, +, *T-SEM May 97 307-316*
 SiO₂, PECVD, neural network proc. model, genetic algms. *Seung-Soo Han*, +, *T-SEM May 97 279-287*
 TiO₂ thin film, MOCVD, semi-empirical neural network model. *Nami, Z.*, +, *T-SEM May 97 288-294*
 wafer fabs, integrated single-wafer proc., cost and cycle time. *Wood, S.C.*, *T-SEM Feb 97 98-111*

Signal processing; cf. Image processing**Silicon**

- CMOS IC polysilicon, test structs. for Seebeck coeff. meas. *Von Arx, M.*, +, *T-SEM May 97 201-208*
 polysilicon RTCVD proc. optim., environ.-conscious mfg. *Guangquan Lu*, +, *T-SEM Aug 97 390-398*

Silicon compounds

- SiN_x film, PECVD, real-time multivariable control. *Knight, T.J.*, +, *T-SEM Feb 97 137-146*
 SiO₂, PECVD, neural network proc. model, genetic algms. *Seung-Soo Han*, +, *T-SEM May 97 279-287*

Simulation

- semicond. mfg. perform. benchmarking, pairwise-comparison. *Sattler, L.*, +, *T-SEM May 97 317-321*
 statistically based parametric yield prediction for ICs. *Gibson, D.*, +, *T-SEM Nov 97 445-458*
 TiO₂ thin films, MOCVD growth reactor design. *Nami, Z.*, +, *T-SEM May 97 295-306*

Simulation; cf. Discrete event simulation**Software; cf. Manufacturing automation software****Software tools**

- proc. integrat., PIER, inter-proc. interacts. *Beck, T.J.*, +, *T-SEM Feb 97 112-120*

Special issues and sections

- ICMTS'96, selected papers (special section). *T-SEM May 97 194-255*
 ICMTS'96, selected papers, special section intro. *Jeppson, K.O.*, +, *T-SEM May 97 194-195*

Spectrochemical analysis

- plasma etching, OES diagnostics, principal component anal. *White, D.A.*, +, *T-SEM Feb 97 52-61*

Spectroscopy; cf. Mass spectroscopy; Optical spectroscopy**Spline functions**

- IC procs. and devices, spatial var. *Stine, B.E.*, +, *T-SEM Feb 97 24-41*

Sputter etching

plasma etching, OES diagnostics, principal component anal. *White, D.A.*, +, *T-SEM Feb 97 52-61*
PMOSFET, antenna test struct., plasma-charging damage. *Watanabe, H.*, +, *T-SEM May 97 228-232*
RIE, integrated real-time and run-to-run control. *Hankinson, M.*, +, *T-SEM Feb 97 121-130*

Sputtering

Al, sputtered films, reflow proc., mol. dyn. anal. *Saito, Y.*, +, *T-SEM Feb 97 131-136*

State estimation; cf. Kalman filtering

Statistics

IC procs. and devices, spatial var. *Stine, B.E.*, +, *T-SEM Feb 97 24-41*
plasma etching, OES diagnostics, principal component anal. *White, D.A.*, +, *T-SEM Feb 97 52-61*
semicond. IC mfg., qualit. obs. for proc. tuning/control. *Spanos, C.J.*, +, *T-SEM May 97 307-316*
semicond. mfg. perform. benchmarking, pairwise-comparison. *Sattler, L.*, +, *T-SEM May 97 317-321*
statistically based parametric yield prediction for ICs. *Gibson, D.*, +, *T-SEM Nov 97 445-458*

Stochastic processes; cf. Gaussian processes

Stress

anal. of thermal stresses and control schemes for fast temp. ramps of batch furnaces. *Fan, Y.-H.*, +, *T-SEM Nov 97 433-437*
CMOS technol., die attachment, MOS transistor matching. *Bastos, J.*, +, *T-SEM May 97 209-218*

Surface charging

thin-oxide damage from wafer charging, ECR plasma proc. *Friedmann, J.B.*, +, *T-SEM Feb 97 154-166*

Surface contamination

DRAM yield, contamination control. *Kitajima, H.*, +, *T-SEM May 97 267-272*
semicond. proc., gas delivery syst., contamination. *Krishnan, S.*, +, *T-SEM May 97 273-278*

Surface treatment; cf. Etching

T

Temperature control

anal. of thermal stresses and control schemes for fast temp. ramps of batch furnaces. *Fan, Y.-H.*, +, *T-SEM Nov 97 433-437*

Testing; cf. Automatic testing; Manufacturing testing; Memory testing; Reliability testing; Semiconductor device testing

Thermal factors

anal. of thermal stresses and control schemes for fast temp. ramps of batch furnaces. *Fan, Y.-H.*, +, *T-SEM Nov 97 433-437*

Thermal factors; cf. Integrated circuit thermal factors; Rapid thermal processing; Thermoelectricity

Thermal variables control; cf. Temperature control

Thermal variables measurement

CMOS IC polysilicon, test structs. for Seebeck coeff. meas. *Von Arx, M.*, +, *T-SEM May 97 201-208*

Thermoelectricity

CMOS IC polysilicon, test structs. for Seebeck coeff. meas. *Von Arx, M.*, +, *T-SEM May 97 201-208*

Titanium

TiN/Ti layer form. in fab. of submicron CMOS flash EPROMs. *Farahani, M.M.*, +, *T-SEM Feb 97 147-153*

Titanium compounds

TiN/Ti layer form. in fab. of submicron CMOS flash EPROMs. *Farahani, M.M.*, +, *T-SEM Feb 97 147-153*
TiO₂ thin film, MOCVD, semi-empirical neural network model. *Nami, Z.*, +, *T-SEM May 97 288-294*
TiO₂ thin films, MOCVD growth reactor design. *Nami, Z.*, +, *T-SEM May 97 295-306*

Transducers; cf. Microsensors

U

Ultra-large-scale integration

building-in reliab. into VLSI jns. *Mogul, H.C.*, +, *T-SEM Nov 97 495-497*

V

Vapor deposition

level set methods for etching, deposition, and litho. develop. *Sethian, J.A.*, +, *T-SEM Feb 97 167-184*

Vapor deposition; cf. CVD

Very-large-scale integration

anal. of thermal stresses and control schemes for fast temp. ramps of batch furnaces. *Fan, Y.-H.*, +, *T-SEM Nov 97 433-437*
automated eval. of crit. features in VLSI layouts based on photolithographic simul. *Sengupta, C.*, +, *T-SEM Nov 97 482-494*
building-in reliab. into VLSI jns. *Mogul, H.C.*, +, *T-SEM Nov 97 495-497*
fab., perfluorocompound abatement in microwave tubular reactor. *Mohindra, V.*, +, *T-SEM Aug 97 399-411*
planarization meas. in ICs, elec. test struct. *Elliott, J.P.*, +, *T-SEM May 97 242-249*

Voltage

thin-oxide damage from wafer charging, ECR plasma proc. *Friedmann, J.B.*, +, *T-SEM Feb 97 154-166*

Y

Yield estimation

defect clustering in IC fab., model-free estim. *Friedman, D.J.*, +, *T-SEM Aug 97 344-359*
DRAM yield, contamination control. *Kitajima, H.*, +, *T-SEM May 97 267-272*
learning curves, Y4 simul. *Nag, P.K.*, +, *T-SEM May 97 256-266*
pre-prod. results demonstrating multiple-syst. models for yield anal. *Rietman, E.A.*, +, *T-SEM Nov 97 469-481*
rapid automated contactless inline defect inspection, microelectronic test struct. *Satya, A.V.S.*, *T-SEM Aug 97 384-389*
statistically based parametric yield prediction for ICs. *Gibson, D.*, +, *T-SEM Nov 97 445-458*
visual defect sources, limited yield estim. *Mullenix, P.*, +, *T-SEM Feb 97 17-23*



SISPAD 98

1998 International Conference on Simulation
of
Semiconductor Processes and Devices
Leuven, Belgium - September 2-4, 1998
Sponsored by the IEEE Electron Devices Society

First Call for Papers

Scope:

The conference will provide an open forum for the presentation of the latest results and trends in modeling and simulation of semiconductor equipment, processes and devices.

Topics:

- semiconductor equipment simulation
- process modeling and simulation
- device modeling and simulation of complex structures
- interconnect modeling
- integrated systems for process, device, circuit simulation and optimisation
- numerical methods and algorithms
- compact modeling and parameter extraction
- simulation and modeling of new devices (heterojunction based, SET's, quantum effect devices...) are especially encouraged

Deadline for submission of abstracts : February 16, 1998

Other important dates:

- final announcement: January 5, 1998
- notification of acceptance: April 21, 1998
- submission of final camera-ready paper: May 15, 1998
- final programme available: May 18, 1998

Abstracts:

Authors should submit 30 copies of a two-page abstract including figures. The abstract should mention the title, author's name, affiliation, e-mail, address, fax and telephone number. The abstracts should be sent to:

Professor Kristin De Meyer c/o Timshel
Roeselveld 7
B-3020 Herent
tel: 32-16-290010 ,fax: 32-16-290510, e-mail:info@timshel.be



INFORMATION FOR AUTHORS

Content

The IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING is published quarterly with the first issue in February. Contributed papers may be of a tutorial or research nature, but the latter must be original and must not duplicate descriptions or derivations available elsewhere.

This TRANSACTIONS aims to address the challenging problems of manufacturing complex microelectronic components, especially very large scale integrated circuits (VLSI), but also thin-film heads for magnetic recording, integrated optical components, and other similar products. Manufacturing these products typically requires precision micropatterning, precision control of materials properties, ultra-clean work environments, and complex interactions of chemical, physical, electrical, and mechanical processes. An integrated application of interdisciplinary skills is essential for success.

Particularly sought for these TRANSACTIONS are original papers describing practical engineering techniques for solving problems involving interactions among facility, equipment, process, product, and people issues in the context of manufacturing. The TRANSACTIONS' spectrum of coverage will range from fundamental to applied. Whenever possible papers should include appropriate results from manufacturing experience. Submission of a manuscript manifests the fact that it has been neither copyrighted, published, nor submitted or accepted for publication elsewhere, unless otherwise so stated by the author.

Length

Authors should document their work in relation to the open literature. The following limits on length will be enforced.

- 1) Regular papers, 7 to 20 double-spaced pages in length, plus up to 10 pages, 8.5" by 11" of figures.
- 2) Correspondence items of less than 6 double-spaced pages, plus not more than 3 pages of figures.

Style for Manuscripts

- 1) The manuscript should be printed using double space; use one side of the sheet only. Office-duplicated copies are acceptable.
- 2) Provide a carefully worded abstract of from 100 to 200 words for papers and less than 50 words for correspondence. Name, address, and telephone number of author(s) should appear with abstract.
- 3) A pamphlet, "Information for IEEE Transactions and Journal Authors," is available on request from the IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331.
- 4) References may appear as numbered footnotes or in a separate bibliography at the end of the paper. In either case, references should be complete and in IEEE style.

Style for papers: Author (with initials first), title, journal title, volume number, inclusive page numbers, month, year.

Style for books: Author, title, location, publisher, year, page or chapter number (if desired). See this issue for further examples.

- 5) Figure captions should be on a separate sheet in proper style for typesetting. See this issue for examples.
- 6) Departures from the above style may delay publication.

Style for Illustrations

- 1) Originals of drawings and glossy print photographs should be sharp and of good contrast. Line drawings should be in high

contrast black ink on a white background. Use 8.5" by 11" size sheets to simplify handling of the manuscript. Template lettering is recommended; typing on figures is not acceptable. Lettering must be large enough to permit legible reduction of the figure to column width, perhaps as much as 4:1.

- 2) Identify each illustration on the back or at the bottom of the front with the figure number and name of author(s). Captions lettered on figures will be blocked out in reproduction in favor of typeset captions.

Review Process

The review process usually requires about two months. The author is then notified of the decision of the Editor or Associate Editor based on reviewer recommendations. The authors may be asked to modify the manuscript if it is not accepted or rejected in its original form. The elapsed time between final acceptance of a manuscript and publication is usually four to eight months.

Submissions

Send the original and three copies of your manuscript to the Editor. Each copy should be complete with illustrations and should be accompanied by a separate sheet containing the address to which galley proofs and other correspondence can be sent. Also enclose original illustrations or be prepared to submit these immediately upon acceptance of your manuscript. Authors will be charged for changes in text or figures in proof. In the case of regular papers, also be prepared to provide a brief technical biography and photograph of each author.

Electronic Publishing: This form of manuscript handling is available as an option for the accepted letter. At the time of initial submission, the author is requested to submit only the hard copies. Upon final acceptance of the manuscript, the author is encouraged to submit the final version of his manuscript in electronic form on a floppy disk prepared with an acceptable word processor together with an identical paper copy. Figures, photos, etc., must be submitted in a camera ready form but not in an electronic form.

Page Charges: After manuscript has been accepted for publication, the author's company or institution will be requested to pay a charge of \$110.00 per printed page to cover part of the cost of publication. If the page charges are not met, then for any printed paper whose length exceeds eight pages, including illustrations, there will be a mandatory charge of \$175 per page for the additional pages. Payments of page charges (first eight only) for this IEEE TRANSACTIONS, like those for journals of other professional societies, is not obligatory nor is their payment a prerequisite for publication. The author will receive 100 free reprints without covers if the charge is honored. Detailed instructions will accompany the page proofs.

Copyright: It is the policy of the IEEE to own the copyright to the technical contributions it publishes on behalf of the interests of the IEEE, its authors, and their employers, and to facilitate the appropriate reuse of this material by others. To comply with the U.S. Copyright Law, authors are required to sign an IEEE copyright transfer form before publication. This form, a copy of which appears in the February 1997 issue of this TRANSACTIONS, returns to authors and their employers full rights to reuse their material for their own purposes. Authors must submit a signed copy of this form with their manuscripts.

